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Abstract—Xilinx’s AI Engine is a recent industry example of
energy-efficient vector processing that includes novel support for
2D SIMD datapaths and shuffle interconnection network. The
current approach to programming the AI Engine relies on a
C/C++ API for vector intrinsics. While an advance over assembly-
level programming, it requires the programmer to specify a
number of low-level operations based on detailed knowledge of
the hardware. To address these challenges, we introduce Vyasa, a
new programming system that extends the Halide DSL compiler
to automatically generate code for the AI Engine. We evaluated
Vyasa on 36 CONV2D and 6 CONV3D workloads, and achieved
geometric means of 7.6 and 23.3 MACs/cycle for 32-bit and 16-
bit operands (which represent 95.9% and 72.8% of the peak
performance respectively). For 4 of these workloads for which
expert-written codes were available to us, Vyasa demonstrated
a geometric mean performance improvement of 1.10× with 50×
smaller code relative to the expert-written codes.
I. INTRODUCTION
It is widely recognized that a major disruption is under way
in computer hardware as processors strive to extend, and go
beyond, the end-game of Moore’s Law. Unlike previous gen-
erations of hardware evolution, these “extreme heterogeneity”
systems will have a profound impact on future software. As
part of these trends, there is a strong resurgence of interest
in improving vector processing (SIMD) units due to the
significant energy efficiency benefits of using SIMD paral-
lelism. These benefits increase with widening SIMD vectors,
reaching vector register lengths of 2048 bits in the scalable
vector extension of the Armv8 architecture [1]. Furthermore,
there is an emphasis on specializing SIMD units to further
improve energy efficiency benefits for specific domains such
as Machine learning, Computer Vision, and 5G Wireless. An
important specialization, which is referred to as “2D vector
SIMD datapath” [2]–[4], is the ability of each vector lane
to execute more than one scalar operation and to chain the
results from one operation to another. Another specialization
includes the removal of expensive data permutation units (e.g.,
shuffle units) [5], [6] and instead introduce sophisticated, pro-
grammable interconnection networks (a.k.a shuffle networks)
between the SIMD datapath and vector register file to support
the required data permutation patterns [4], [7].
A recent industry example with these specializations is the
Xilinx Versal AI Engine [8], a high-performance VLIW SIMD
core which can deliver performance comparable to traditional
FPGA solutions for Computer Vision, Deep Learning, and 5G
wireless domains, but with 50% less power consumption and
up to eight times more compute capacity per silicon area [8].
AI Engine cores are tightly integrated with programmable
logic in Xilinx Versal ACAP devices to form a seamless
heterogeneous compute platform [9], [10] applicable to a
wide variety of HPC applications. Furthermore, the Versal
AI Engine series VC1902 has a total of 400 AI Engines
that together delivers a peak performance of 6.4 TOPS, 25.6
TOPS and 102.4 TOPS for 32-bit, 16-bit, and 8-bit operands,
respectively [10].
Tensor convolution is a widely used mathematical operation
in these domains, and it is becoming increasingly important
with the rise of its use in image processing workflows [11]–
[13] and with the proliferation of deep learning models [14]–
[17] in data centers, edge, and mobile devices. There has
been a lot of prior work in optimizing tensor convolutions
for a variety of target hardware devices such as CPUs [11],
[12], [18], GPUs [11], [18], [19], FPGAs [18], [20]–[23],
and Dataflow accelerators [22], [24]–[26]. However, even for
well understood applications like convolution, generating the
best code for new high performance processor architectures
from high-level descriptions can be challenging. This work
demonstrates the ability to automatically optimize tensor con-
volutions for the AI Engine and to obtain close to the peak
performance for various workloads while using a high-level
programming model, rather than low-level C/C++ intrinsics.
Challenges. Achieving peak performance on the AI Engine
requires leveraging several architectural features to maximize
vector datapath occupancy during program execution. Unlike
standard SIMD architectures which operate on 1D vectors, the
AI Engine architecture includes 2D vector operations for some
datatypes which conceptually implement the fusion of several
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1D vector operations. Also unlike other architectures, the AI
Engine doesn’t implement direct support for unaligned loads,
scalar broadcasts, and data manipulation operations. Instead,
the AI Engine architecture includes a novel shuffle network
which selects desired elements of a vector register for a vector
operation instead of explicitly shuffling and storing them
into another vector register. In order to effectively leverage
these features, the layout of data in memory must match the
capabilities of the shuffle network.
Existing AI Engine compilers do not perform auto-
vectorization, leaving it to expert programmers to explicitly
write high-performance vector code using architectural intrin-
sic functions. Optimizing programs in this way can be time-
consuming even for experts. At the same time, there are a
wide variety of tensor convolution operators in common use,
for instance, deep neural networks may contain regular 2D
convolutions, depth-wise convolutions, and point-wise convo-
lutions. Even within the same network, the shape of tensor
data can vary radically between the early and late layers in
DNN models. We find that no single optimization strategy
is an optimal choice for all these scenarios. Reducing the
need for manual optimization and quickly adapting to new
tensor operations through automatic optimization avoids these
problems.
With all these challenges, the overall goal of our work is
to automate the generation of high-performance vector code
for tensor convolutions based on their variations and shapes,
while exploiting the unique capabilities of the Xilinx AI Engine
without requiring manual effort in development and tuning.
Achieving this goal requires significant loop-level reuse analy-
sis, code transformation, and data-layout transformation, along
with optimized low-level code generation taking into account
the shuffle network and memory optimizations such as vector
register reuse (including partial reuse) [27], [28].
The main technical contributions of this paper are briefly
described below:
• We introduce a new domain-specific intermediate repre-
sentation called Triplet to symbolically capture the loop
body of a tensor convolution, and to simplify analyses and
transformations required to generate high-performance
code for the AI Engine.
• We propose a novel multi-step compiler approach which
includes analyses and transformations to 1) exploit the 2D
SIMD datapath by identifying multiple 1D logical vector
operations that can be legally fused, 2) realize unaligned
loads, scalar broadcasts, data manipulation using the shuf-
fle network, 3) improve memory utilization by performing
vector register reuse and also loop optimizations, and 4)
generate code that is more amenable to enabling VLIW
instruction scheduling for the AI Engine.
• We created a new tool, Vyasa1, to implement our multi-
step compiler approach. Vyasa is built on the Halide
framework [11] and includes extensions needed for the
1Vyasa means “compiler” in the Sanskrit language, and also refers to the
sage who first compiled the Mahabharata.
AI Engine that are not supported by Halide. Given a
tensor convolution specification in the Halide language
and workload sizes, Vyasa generates high-performance
C-code with vector intrinsics for the AI Engine.
• We evaluated Vyasa on 36 CONV2D and 6 CONV3D
workloads using a cycle-accurate simulator2. Our results
show geometric means of 7.6 and 23.3 MACs/cycle for
32-bit and 16-bit operands (which represent 95.9% and
72.8% of the peak performance respectively). For four
of these workloads for which expert-written implementa-
tions were available to us, Vyasa achieved a geometric
mean performance improvement of 1.10× from Halide
code that is around 50× smaller than the expert-written
C/C++ code.
II. BACKGROUND
In this section, we start with a brief overview of tensor con-
volutions, and then we briefly summarize the key architectural
features of the Xilinx Versal AI Engine.
A. Tensor Convolutions
A convolution is a mathematical operation which computes
the amount of overlap of a function g as it is shifted over
another function f , and it is symbolically represented as
f ◦ g. In this section, we restrict our attention to describing
CONV2D, a popular convolution operator widely used in Deep
learning [14]–[17], [29], [30] and Computer Vision [11]–[13],
[31]. In these domains, the function f and g are referred to
as the “input” tensor (a.k.a image/activations) and “weight”
tensor (a.k.a filters/kernels), respectively. The CONV2D deals
with three four-dimensional tensors, i.e., Output (O), Weight
(W), and Input (I), whose dimensions are described below.
Tensor Dim1 Dim2 Dim3 Dim4
Output (O) Width (X) Height (Y) Channels (K) Batch (N)
Weight (W) Width (R) Height (S) Channels (C) Batch (K)
Input (I) Width (X’) Height (Y’) Channels (C) Batch (N)
The mathematical expression of the CONV2D operations is
shown below, where f refers to stride factor.
O(x, y, k, n) =
C∑
c
S∑
s
R∑
r
W (r, s, c, k)
× I(x× f + r, y × f + s, c, n)
The convolutions used in Computer Vision are special cases
of the CONV2D operator, where each tensor has only the first
two dimensions (width and height) and stride factor set to one.
However, there exist a wide variety of filter sizes (ranging from
2 to 11) used in many different image processing operators,
such as Gaussian smoothing and edge detection [31].
A wide variety of other specialized variations of the
CONV2D operator are used in Convolutional Neural Networks
such as point-wise, depth-wise separable, and spatially separa-
ble convolutions. These variations can be viewed as constraints
on the regular CONV2D operator, and are shown below.
2Since the AI Engine architecture was developed for real-time processing
applications which require deterministic performance, the simulator results
are reliably correlated with actual performance of the AI Engine hardware.
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Operator Constraints on CONV2D
Point-wise (PW) Filter width = Filter height = 1
Fully-connected (FC) Filter width = Input widthFilter height = Input height
Spatially separable (SS) Filter width = 1 or Filter height = 1
Depth-wise separable (DS) Input channels = Filter channels = 1
Even though we briefly described the CONV2D operator
and its variations, our approach is applicable to other convo-
lution operators such as CONV1D and CONV3D.
B. Xilinx AI Engine
Driven by the performance and energy efficiency require-
ments of many computing applications, Xilinx introduced
Versal Advanced Compute Acceleration Platform (ACAP) [9],
[10], a fully software-programmable, heterogeneous compute
platform. The Versal platform consists of three types of
programmable processors – Scalar Engines (CPUs), Adaptable
Engines (Programmable Logic), and an array of Intelligent En-
gines (AI Engines) [10]. In this work, we focus on AI Engines,
which are specialized SIMD and VLIW high-performance
processors for compute-intensive applications such as com-
puter vision, machine learning workloads, and 5G wireless.
AI Engines are highly energy efficient compared to FPGAs
and can deliver up to 8X silicon compute density at 50% the
power consumption of traditional FPGA solutions [8].
An AI Engine includes a 2D SIMD datapath for fixed-
point vector operations (our focus), a 1D SIMD datapath for
floating-point vector operations, and a scalar unit for scalar
operations. Each AI Engine also has access to 128KB scratch-
pad (a.k.a data/local) memory, a 16KB program memory, and
a 256B vector register file (a total of 16 registers with each
size being 128 bits). These high-performance AI Engines are
programmed using the C/C++ programming language with op-
tional pragmas. A simplified overview of the key architectural
features of the AI Engine core is shown in fig. 1, and these
features are briefly described below.
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Fig. 1. A pictorial overview of the key architectural features of the Xilinx
AI Engine, i.e., 2D vector SIMD datapath and shuffle network.
1) Two-dimensional SIMD Datapath. The fixed point
vector unit of the AI Engine is a two-dimensional SIMD
datapath, and vector operations on the 2D SIMD datapath
are described using lanes/rows and columns. The number of
lanes corresponds to the number of output values generated
from the vector operation. The number of columns is the
number of operations that are done per output lane, with
each of the results being reduced together. This technique of
executing back to back dependent scalar operations along a
vector lane is popularly known as operation chaining [2] and
can improve energy efficiency by not writing intermediate
values back to the register file. Furthermore, the number of
columns is dependent on the operand precision. Operations on
32-bit types are organized as 8 lanes with 1 column, without
internal reduction. Operations on 16-bit types are organized
as either 16 lanes with 2 columns or 8 lanes with 4 columns.
Operations on 8-bit types are organized as 16 lanes with 8
columns. As a result, the 2D datapath can perform either 8
MACs on 32-bit inputs, 32 MACs on 16-bit input, or 128
MACs on 8-bit input per cycle.
2) Shuffle network. A key novelty of the AI Engine architec-
ture is its shuffle network, a flexible interconnection network
between the 2D SIMD datapath and vector register file to allow
flexible data selection from the input vector registers for the
multipliers of each lane and column of the SIMD datapath.
The ability to configure the shuffle network for each vector
operation is exposed to programmers via the arguments of the
vector intrinsic functions. Unlike the data manipulation units
in traditional SIMD units, the data selection using the shuffle
network over a vector register can only be used during a vector
operation. The granularity of data selection using the shuffle
network on the vector registers is 32b, and so the network
allows full flexibility for making data selection, replication,
and permutation on vectors of 32b data types. However, for
data types of smaller sizes such as 16b and 8b data types, the
shuffle network imposes further constraints on data selection.
Vector loads and stores in the AI Engine must be aligned
to 128-bit data memory boundaries. The AI Engine does
not implement unaligned loads or scalar broadcasts. Instead,
these operations are typically realized/implemented using a
combination of aligned loads and configuration of the shuffle
network.
3) VLIW capabilities. The AI Engine has support for very
long instruction word (VLIW) that can provide up to 6-
way instruction parallelism to hide long instruction latencies.
The VLIW instruction includes two scalar operations, two
vector load operations, one vector store operation, and one
fixed/floating-point vector operation. The AI Engine compilers
have support for automatic software pipelining [32] of inner-
most loops to exploit instruction-level parallelism.
III. OUR APPROACH
In this section, we introduce our approach to generating
high-performance vector code for a given high-level spec-
ification of tensor convolution and its workload sizes that
fit into a single AI Engine’s data memory. These vector
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codes are intended to execute on a single AI Engine and
will be integrated by a high-level compiler to run larger
tensor convolutions across multiple AI Engines. Our approach
is summarized in fig. 2 and is implemented in a tool
called Vyasa. The tool is developed as an extension to the
Halide framework [11]. Our approach begins with an auto-
Fig. 2. Workflow of our approach (Vyasa) which is implemented as an
extension to the Halide framework [11].
tuner taking the specification of a tensor convolution in the
Halide language and also the corresponding workload sizes.
Then, the auto-tuner iterates through each possible schedule
in the space of loop transformations and data-layouts, and
invokes our multi-step compiler approach to generate high-
performance vector c-code corresponding to the schedule.
Then, our approach evaluates the generated code using a cycle-
accurate simulation of the AI Engine, and chooses the best one
among all schedules to finally emit as the performant output
code.
Our multi-step compiler approach starts from the specifica-
tion of a tensor convolution, a schedule from the auto-tuner,
and workload sizes. It consists of the following steps:
1) Transforming the loop body of the tensor convolution
operation in the Halide IR (after lowering) into our
symbolic triplet representation for convenience in doing
analyses, transformations, and code generation,
2) Performing ’lazy stores’ optimization by accumulating
all partial (intermediate) results of an output before
generating a store to reduce the memory traffic,
3) Exploiting vector register reuse, and realizing unaligned
loads and scalar broadcast operations using the shuffle
(interconnection) network,
4) Identifying suitable 1D logical vector operations (multi-
plications) that contribute to same output through ac-
cumulation/reduction and fusing them into operations
matching the 2D SIMD datapath,
5) Interleaving load and store operations with vector oper-
ations to make it easy for the AI Engine compilers to
perform VLIW instruction scheduling,
6) Generating C-code with vector intrinsics.
A. Translating into Triplet Representation
Buffer<int16> I(X',Y'); Buffer<int16> W(4,3);
Var x, y; RDom r(4, 3); Func O; //output
//(a) Description of the convolution computation
O(x,y) += W(r.x, r.y) * I(x+r.x, y+r.y);
//(b) A sample schedule: Unrolling reduction loops
//Vectorizing loop corresponding to image width
O.update().unroll(r.x, 4).unroll(r.y,3)
.vectorize(x, 16);
//(c) Intermediate code after lowering
for y:
for x: (vectorized)
O(x:x+15,y) += W(0,0) * I(x:x+15,y);
O(x:x+15,y) += W(1,0) * I(x+1:x+16,y);
O(x:x+15,y) += W(2,0) * I(x+2:x+17,y);
O(x:x+15,y) += W(3,0) * I(x+3:x+18,y);
......
Fig. 3. Algorithmic description of the convolution of a 4x3 filter over an input
2D image in the Halide language [11]. A(a:b,c) is a short hand vector notation
for denoting a contiguous slice from A(a,c) to A(b,c) in one direction.
In general, tensor convolutions are specified/implemented
as multi-dimensional perfectly nested loops, where each state-
ment of the loop body has two aspects – 1) A group of
multiply-and-accumulate (MAC) operations over input and
weight tensors, and 2) An update (reduction) operation to
the output tensor Since each statement in the convolution
loop body performs a reduction operation and the reduction
is commutative, the order of each statements doesn’t impact
its correctness. Hence, a representation holding information
for each statement about the two major aspects described
above is sufficient to capture the body precisely. We call this
representation a “triplet” since it holds information about the
access patterns of the two operands of each multiplication and
the update operand of each statement symbolically.
Fig. 4. A pictorial overview of the convolution of 4x3 filter based on the
schedule described in fig. 3(b) at the loop iterations x = 0 and y = 0.
We consider the convolution of a filter with size 4x3 on
an input with size X’ x Y’ as a running example (shown
in fig. 3(a)) to illustrate each step of our compiler approach.
4
A sample schedule for the above convolution is shown
in fig. 3(b), which refers to unrolling loops corresponding to
filter dimensions (r.x, r.y) and vectorizing the loop-x
with vector length as 16. A pictorial overview of the compu-
tation at the loop iterations x = 0, y = 0 is shown in fig. 4.
After lowering the convolution specification using the
schedule into the Halide IR, the first step in our approach
is to translate the convolution loop body into our triplet
representation. For instance, the triplet representation of the
loop body in fig. 3(c) is shown in Table I, where each
row in the table symbolically captures the access patterns of
multiplication operands and update operands of a statement in
the loop body.
TABLE I
TRIPLET REPRESENTATION OF THE LOOP BODY IN FIG. 3(C)
Update Operation
Operand
MAC Operations
Operand1 Operand2
O(x:x+15, y) W(0, 0) I(x:x+15, y)
O(x:x+15, y) W(1, 0) I(x+1:x+16, y)
O(x:x+15, y) W(2, 0) I(x+2:x+17, y)
O(x:x+15, y) W(3, 0) I(x+3:x+18, y)
.. .. ..
B. Lazy Stores Optimization
An approach to code generation based on the triplet rep-
resentation involves generating a vector store for each row
of the representation. But, this code generation can result in
immediately writing multiplication results to the data memory
causing more traffic. We introduce “lazy stores” optimization
to delay writing the multiplication results of an output until
there are no operations that can contribute to output. The
optimization works by grouping all the rows of the triplet
representation contributing to the same output. The benefits of
the optimization can be observed in the presence of multiple
statements in the loop body contributing to the same output.
An example of such behavior is seen in Table I, where all the
statements contribute to the same output (O(x:x+15,y)),
and all these statements can be grouped into a single group
(Table II). Now, the code generation involves generating a
single vector store for each group, instead of generating for
each row of the triplet representation.
TABLE II
TRIPLET REPRESENTATION AFTER THE LAZY STORES OPTIMIZATION
Update Operation
Operand
MAC Operations
Operand1 Operand2
O(x:x+15, y)
W(0, 0) I(x:x+15, y)
W(1, 0) I(x+1:x+16, y)
W(2, 0) I(x+2:x+17, y)
W(3, 0) I(x+3:x+18, y)
.. ..
C. Exploiting Vector Register Reuse & Realizing Unaligned
Loads and Scalar Broadcast
Our approach leverages the AI Engine architecture’s unique
shuffle network to realize unaligned vector loads and scalar
broadcast operations which are common in vectorization of
tensor convolutions. Our approach further uses the network to
exploit the vector register reuse opportunities.
1) Realizing unaligned vector loads. Simple vectorization
of tensor convolutions often result in unaligned vector loads.
For example, if the vector load (I(x:x+15,y)) in fig. 3 is
aligned to the boundary, then the subsequent vector loads such
as I(x+1:x+16,y) are unaligned. Prior work on vectoriza-
tion for SIMD architectures having no unaligned load/store
support address this by generating two adjacent aligned loads
covering the required load and using data manipulation/shuf-
fle (register-to-register) instructions to realize an unaligned
vector load [28]. Since the AI Engine architecture doesn’t
support unaligned loads or shuffle instructions, an alternative
solution is necessary. Our approach leverages the AI Engine
architecture support for grouping vector registers into a larger
vector register. Then, our approach constructs a larger aligned
vector load which subsumes the required unaligned load and
selects the data corresponding to the original unaligned vector
load using the shuffle network. For instance, the unaligned
vector load I(x+1:x+16,y) can be realized through a
larger aligned vector load I(x:x+31,y) and appropriate
data selection parameters during vector operations on the load.
2) Exploiting vector register reuse. Tensor convolu-
tions often exhibit significant data reuse between vector
loads. For instance, the two vector loads I(x:x+15,y)
and I(x+1:x+16,y) have 15 data elements in common.
Exploiting vector register reuse by reusing those common
elements instead of fetching again from the data memory
is important to reduce memory traffic and achieve better
performance. Our approach groups individual vector loads
having such reuse and constructs a larger aligned vector load
that subsumes the individual vector loads having reuse. During
the vector operations, the individual vector loads are realized
through appropriate data selection on the larger vector using
the shuffle network.
Our approach implements the above idea by constructing a
reuse graph, an undirected graph where each node denotes
a vector load in the triplet representation and an edge is
constructed between two nodes if they have at least one
common element between them, i.e., presence of a reuse.
The reuse graph corresponding to the vector loads of the
tensor I in table II is shown in fig. 5, for instance, nodes
I(x:x+15,y) and I(x+1:x+16,y) corresponds to two
vector loads and the edge between them denotes the presence
of common elements/reuse.
After constructing the reuse graph, our approach iden-
tifies connected components in the reuse graph, where
each component represents a larger vector load that sub-
sumes the individual vector loads in that component.
For instance, the connected component I(x:x+31,y)
in fig. 5 represents a larger vector load subsum-
ing the vector loads I(x:x+15,y), I(x+1:x+16,y),
I(x+2:x+17,y), and I(x+3:x+18,y). Since our ap-
proach hasn’t yet fused the logical 1D vector operations to
exploit all columns of the 2D SIMD datapath, computing
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Fig. 5. Reuse graph corresponding to the vector loads of the tensor I in
Table II, and its connected components to construct larger vector loads.
the data selection parameters is deferred to a later step
(section III-D). After replacing each individual vector load
with its corresponding larger load, the running example results
in having only three larger vector loads instead of twelve
individual vector loads for the tensor I.
3) Realizing scalar broadcasts. Similar to unaligned vec-
tor loads, vectorization of tensor convolutions involve scalar
operands and require the support for scalar to vector broadcast
operation, for, e.g., the scalar operand W(0,0) in Table II. A
naive approach to realize the broadcast operation of a scalar
operand is by loading an aligned vector covering the operand
and then using the shuffle network to select the the operand
for all the lanes. A downside of the above approach is that it
may result in loading an entire vector while using only one
value fetched from memory.
The scalar operands in the tensor convolutions typically
exhibit significant spatial locality, e.g., the scalar operands
such as W(0,0) and W(1,0) in Table II are contiguous in
the data memory. Similar to our approach in exploiting vector
register reuse, we construct another reuse graph to identify
scalar operands that are adjacent in data memory and can
be subsumed as part of a single vector load. For instance,
the operands W(0,0), W(1,0), (2,0), W(3,0) can be
realized over a vector load (say V2) of W(0:7, 0).
We represent the data selection of a set of values from
a vector register using the shuffle network during a vector
operation as SELECT(V, {sij})) where V represents the vector
register and sij denotes the index of the required element in the
register V for the ith lane and jth column multiplier in the 2D
SIMD datapath. Our approach defers the computation of data
selection parameters to the next step. The triplet representation
after realizing the unaligned loads, scalar broadcasts, and
exploiting vector register reuse is shown in table III.
TABLE III
TRIPLET REPRESENTATION AFTER ADDRESSING UNALIGNED LOADS,
SCALAR BROADCAST, AND EXPLOITING VECTOR REGISTER REUSE.
Update Operation
Operand
MAC Operations
Operand1 Operand2
O(x:x+15, y)
SELECT(V2, { }) SELECT(V1, { })
SELECT(V2, { }) SELECT(V1, { })
SELECT(V2, { }) SELECT(V1, { })
SELECT(V2, { }) SELECT(V1, { })
.. ..
D. 2D Vector SIMD Datapath
A key distinguishing feature of the AI Engine relative
to the traditional SIMD units is the presence of a two-
dimensional SIMD datapath which performs reduction across
all columns of a SIMD lane. A single 1D logical vector
operation can occupy a single column of 2D datapath, but the
vector operations on the 2D SIMD datapath require using all
the columns of the datapath and don’t allow partial utilization.
Hence, our approach identifies and logically groups (fusing)
all suitable 1D logical vector operations that contribute to the
same output through accumulation/reduction and use the same
set of vector register operands. The identification is done by
searching in the triplet representation for operations having
the same update operand and the same set of vector registers
as multiplication operands. Finally, our approach partitions
the logical groups based on the number of columns available
for the given operand type and also constraints imposed by
the shuffle network on the data selection over vector register
operands. If the data selection required for the operands of
fused vector operations is incompatible with the constraints of
the shuffle network, then our approach generates a compilation
error and prunes that candidate code variant.
Fig. 6. An overview of the two fused vector operations (a and b) over the
vector registers V1, V2 for input and weights, respectively of the running
example shown in Table II at x=0 and y=0. The shuffle network of the AI
Engine helps each multiplier of the 16 lanes and 2 columns of the 2D SIMD
datapath to choose required elements from the vector registers.
There are four valid fusible logical 1D operations for each
row of the filter in Table II, our approach groups them into two
fused vector operations whose overview is described in fig. 6.
Furthermore, the triplet representation after fusing the logical
1D vector operations is shown in Table IV.
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TABLE IV
TRIPLET REPRESENTATION AFTER FUSING THE LOGICAL 1D VECTOR
MULTIPLICATIONS AND FINDING THE DATA SELECTION PARAMETERS
Update operation
operand
MAC Operations (after fusing)
Operand1 Operand2
O(x:x+15,y)
SELECT(V2, {j}) SELECT(V1, {i+j})
SELECT(V2, {j+2}) SELECT(V1, {i+j+2})
.. ..
E. Code Generation
Our approach extends the code generation capabilities in
the Halide [11] by implementing a code generator for the
triplet representation to generate explicitly vectorized code
using AI Engine intrinsic functions. A naive approach to code
generation can be implemented by first emitting all vector
loads, followed by all vector MAC operation, and then finally
all vector stores. However, this naive approach results in
variables (loads) having large live ranges, possibly leading to
register spills and preventing software pipelining. Furthermore,
optimization of memory accesses can be challenging for the
downstream compilers only given the generated intrinsic code.
Hence, our approach reorders memory accesses and interleaves
them with vector MAC operations during the code generation
process to reduce the live range of each variable. This process
is relatively easy given the information about memory access
patterns in Halide and helps the downstream compilers to
improve packing of stores, loads, and vector MACs into VLIW
instructions. A snippet of the final code generated by our
approach with interleaving of loads, vector operations, and
stores over the running example is shown in fig. 7.
//Generated code
for(int y=0; y < Y; y++)
for(int x=0; x < X; x+=16) {
V1 = VLOAD(I,x:x+31,y);
V2 = VLOAD(W,0:7);
V3 = VMUL(V2, SELECT(V2, {j}),
V1, SELECT(V1, {i+j}));
V3 = VMAC(V3, V2, SELECT(V2,{j+2}),
V1, SELECT(V1,{i+j+2}}));
V4 = VLOAD(I,x:x+31,y+1);
V3 = VMAC(V3, V2, SELECT(V4, {j+4}),
V1, SELECT(V1, {i+j}));
V3 = VMAC(V3, V2, SELECT(V4,{j+6}),
V1, SELECT(V1,{i+j+2}}));
....
VSTORE(V2, O, x:x+15,y);
}
Fig. 7. A snippet of the generated 16-bit vector code for the running example
in fig. 3. VLOAD/VMUL/VMAC/VSTORE refers to vector load, vector
multiplication, vector multiply-and-accumulate, and vector store. SELECT
symbolically represents the data selection over a vector register for the ith
row and jth column of 2D datapath multipliers.
F. Auto-tuner
Steps 1-5 in our multi-step compiler approach generates the
vectorized code for a given specification of tensor convolution,
a schedule from the auto-tuner, and workload sizes. The
auto-tuning capabilities of the Halide framework support only
multi-staged pipelines [33], [34], but our focus is only on
a single stage for the convolution. Hence, we implemented
custom auto-tuner in our approach exploring all possible
schedules to find the best schedule for a given convolution
specification and the workload sizes. The search space of
schedules include loop nest and data-layout optimizations.
Search space. The space of loop transformations include
loop interchange, loop unroll and jamming, and the choice of
loop for vectorization. The space of data-layout optimizations
include dimension permutation and data tiling.
Exploration. Our approach applies the following pruning
strategies: 1) unrolling of reduction loops to avoid memory
traffic in writing and reading intermediate (partial) results, and
2) applying bounds on the unroll and jam factors to avoid code
size explosion (AI Engine has only 16KB program memory)
and also to avoid longer compilation times. Our auto-tuner
evaluates each point in the pruned search space by generating
the vectorized C-code, compiling with the AI Engine compiler,
and executing it using a cycle-accurate architecture simulator.
With performance as the primary optimization goal, our ap-
proach obtained a geometric mean performance improvement
of 1.10× fewer cycles than the expert-written and tuned
codes available for four workloads, showing that automatic
exploration can find useful design points which are not obvious
to humans.
IV. EXPERIMENTS
We evaluated our approach over a total of 36 workloads in-
volving a wide variety of operators and variations of CONV2D
and CONV3D over two operand precisions (32-bit and 16-bit)
on a single AI Engine. Each workload represents a unique
combination of a convolution operation, tensor shapes, and
operand precision. The configuration is shown in Table V
and includes a 128KB local memory pre-loaded with all
the data required for the evaluation of each workload. The
configuration also includes a vector register file of size 256B
(a total of 16 registers with each size as 128 bits) in between
the SIMD datapath and the local memory. We used the AI
Engine’s cycle-accurate simulator to evaluate the functional-
ity and performance of our generated codes. We define the
performance (MACs/Cycle) of an implementation of a tensor
convolution as the total number of MAC operations in the
convolution divided by the total number of execution cycles
taken by the implementation.
TABLE V
THE AI ENGINE CONFIGURATION USED IN OUR EVALUATION.
Parameter 32-bit 16-bit
2D SIMD data path 8 x 1 16 x 2
Peak compute 8 MACs/cycle 32 MACs/cycle
Scratchpad memory 128 KB @ 96B/cycle
Scratchpad memory ports 32B 2 read and 1 write
Vector register file 256 B
A. CONV2D in Computer Vision
In the following experiments, we compare two experimental
variants: 1) Code written by an expert (for 3×3 and 5×5
7
filters) available as part of the Xilinx’s AI Engine compiler
infrastructure, 2) Code generated by our approach leveraging
the auto-tuner. Both codes are designed to produce a 256×16
tile of a larger image. We observe from fig. 8 that our ap-
proach achieved a geometric mean performance improvement
of 1.10× from the Halide codes compared with the available
expert-written codes.
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Fig. 8. Comparison of our approach with auto-tuner against the available
expert-written codes for CONV2D operation with 3×3 and 5×5 filters.
The auto-tuner of our approach was able to find better
schedules than used in the expert-written codes (roof-line
graphs for the workloads is shown in fig. 9), including non-
unit unroll and jam factors along the image height (loop-y)
dimension for better reuse. These non-unit factors also enabled
more opportunities in the loop body for the downstream
compilers to perform better software pipelining. Furthermore,
since workload sizes are also expressed in the Halide codes,
our approach annotated the loops of generated codes with
pragmas about the loop sizes to help the downstream com-
pilers, especially helping the automatic software pipelining
to accurately estimate the pre-amble and post-amble set up
overheads and generate better VLIW code. Such overheads
can be significant, particularly for tiled inner loops executed
many times.
Fig. 9. Roof-line graphs of four workloads considered in fig. 8, where each
data point is a schedule explored by the auto-tuner.
In case of the 3x3 and 5x5 filters with 16-bit operands,
the total number of fusible logical 1D vector multiplications
corresponding to each row of the filters is an odd number.
Hence, our approach padded the filters with an additional
column to generate even number of fusible 1D operations
and map onto the two columns present in the 2D SIMD
datapath for 16-bit types. But, expert-written codes fused
logical 1D vector multiplications corresponding to different
rows of the filters, there by avoiding the padding. This was
accomplished by carefully merging the required input image
data from different rows into a single vector register. Our
approach currently doesn’t exploit this optimization strategy
and would require additional analysis to enable it. However,
we see that the code generated using our approach is still able
to perform better than the expert-written code by leveraging
loop unroll and jam transformations.
TABLE VI
CONV2D WORKLOADS OF COMPUTER VISION USED IN OUR EVALUATION
AND OPTIMAL SCHEDULES FROM AUTO-TUNER
Output
(O) size
Weight
(W) size
Input
(I) size #MACs
Optimal schedule
from auto-tuner
Unroll and
Jam factors Loop
order32-bit 16-bit
x y x y
256
x 16
2 x 2 264 x 17 16384 1 4 1 8 xy
3 x 3 264 x 18 36864 1 4 1 2 xy
4 x 4 264 x 19 65536 1 2 1 1 xy
5 x 5 264 x 20 102400 1 2 1 1 xy
6 x 6 264 x 21 147456 1 1 1 1 xy
7 x 7 264 x 22 200704 1 1 1 1 xy
8 x 8 264 x 23 262144 1 4 1 1 xy
9 x 9 264 x 24 331776 1 4 1 1 xy
10 x 10 264 x 25 409600 1 4 1 4 xy
11 x 11 264 x 26 495616 1 4 1 4 xy
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Fig. 10. Performance of our approach generated codes for CONV2D
workloads of Computer Vision over filter sizes from 2 to 11.
In addition to the 3x3 and 5x5 filters, we have evaluated
other filter sizes commonly used in Computer Vision appli-
cations. Table VI presents those workload sizes, total MAC
operations involved in each workload, and optimal schedules
reported by the auto-tuner. We padded each non-even sized
16-bit filter with an additional column for evaluation, but
we used the MACs obtained by the filter without padding
while computing the performance (MACs/cycle). As can be
observed from fig. 10, our approach achieved a geometric
mean performance of 7.67 and 25.92 MACs/cycle for 32-bit
and 16-bit types respectively for the workloads in Table VI.
The auto-tuner chose the loop-x for vectorization for all
the workloads, because it has more reuse opportunities and
has larger number of iterations compared to the loop-y.
The optimal unroll and jam factors are not the same for
all the workloads and also vary for different precisions of
the same filter size. Even though increasing unroll and jam
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factors improve the reuse opportunities, but it often resulted
in register spills after a threshold and also interfered with
software pipelining of inner loops. Furthermore, larger unroll
and jam factors along the loop-x resulted in larger connected
components of the reuse graph and required larger vector
register than the maximum possible (e.g., 1024b for 32-bit
operands) in the hardware.
B. CONV2D in Deep Learning
We considered a wide variety of CONV2D operations in
the deep learning domain such as regular (REG) CONV2D
over various filter sizes, point-wise (PW), spatially separable
(SS), depth-wise separable (DS), and fully-connected (FC)
operations. Table VII presents those workload sizes (with unit
batch size, i.e., N = 1), total MAC operations involved in each
workload, and optimal schedules reported by the auto-tuner.
Since the memory footprint of typical CONV2D operations
don’t fit into the local memory, we chose the similar output
and input tensor memory footprint used in Table VI. As can
be observed from fig. 11, our approach achieved a geometric
mean performance of 7.67 and 22.53 MACs/cycle for 32-bit
and 16-bit types respectively for the workloads in Table VII.
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Fig. 11. Performance of our approach generated codes for CONV2D
workloads (shown in Table VII) of Deep Learning.
The auto-tuner chose either loop-x or loop-k for vec-
torizing the workloads, because the number of iterations of
remaining loops are smaller than the vector length. The auto-
tuner identified the vectorization along the loop-x to be
beneficial for the REG-5x5, REG-7x7 workloads, because
there exists more opportunities for vector register reuse (con-
volutional reuse) along the loop-x with the larger kernels
sizes. But, for the workloads such as PW (REG-1x1), FC that
have either less or no convolutional reuse along the loop-x,
the vectorization was performed on the loop-k.
In these workloads, there exists an even number of fusible
logical 1D vector multiplications corresponding to the filter
channels, hence our approach didn’t require any padding to the
filter tensors (unlike in Table VI), except for the depth-wise
CONV2D workload which has only one channel. However, the
data-layouts of these workload tensors need to be modified to
support the fusion of 1D logical vector multiplications along
the channels. An example data-layout for the input and weights
of the 16-bit REG-3x3 workload for the fusion along channels
is shown in fig. 12, where the data-layout scheme for the input
Fig. 12. Data-layouts of input and weight tensors of the 16-bit REG-3x3
workload (Table VII), to enable the fusion of 1D logical vector multiplications
along the channels, there by avoiding the padding required for weights.
tensor (C/2)Y’X’(2) refers to first laying out a block of two
channels followed by width, height, and remaining channels.
Along with the advantages of avoiding padding, data-layouts
can be used for exploring better schedules as well. Such data-
layout schemes over the workload tensors should respect two
constraints: 1) The required number of data elements of each
operand of the fused vector multiplication should fit into the
maximum vector register size (e.g., 32 unique 16-bit input
data elements for the vector multiplication in fig. 12 can fit
into a 1024b vector register which is the maximum), and 2)
The required data selection parameters over the vector register
should respect the shuffle network constraints. Our auto-tuner
was able to automatically explore a variety of such valid data-
layout schemes in our evaluation. Although the resulting data-
layouts can be implemented by the architecture, they can be
rather complex and non-intuitive (e.g., (K/16)SR(C/2)(16)(2)
in Table VII). Manually identifying such a data layout and
writing the corresponding instrisic-based code is extremely
challenging and error-prone, even for experts, thereby demon-
strating the benefits of our automatic approach.
In Table VII, we see that the arithmetic intensity of the FC
workload for the 16-bit is to the left-side of the inflection point
of the roof-line graph of the AI engine, indicating memory-
bound execution. This is expected, since the FC workload
has little opportunity for data reuse within a single convo-
lution operation. The workload peak performance based on its
arithmetic intensity is 21.22 MACs/cycle, and our approach
achieved 15.77 MACs/cycle or 75% of the workload peak.
C. CONV3D
In this evaluation, we focused on the simpler CONV3D
workloads to further demonstrate the applicability of our
approach. The output sizes in these workloads are the same as
in the CONV2D workloads in Table VII, i.e., 168x2x16, and
the weight tensor sizes are 3x3x3, 5x5x5, and 7x7x7 which are
popular in the 3D CNN models [35], [36]. Since the number of
fusible 1D logical vector multiplications corresponding to any
dimension of the weight tensor in these workloads are odd, we
have padded the weights with an additional column for each
row. With this padding, our approach achieved a geometric
mean performance of 7.55 and 21.60 MACs/cycle for 32-bit
and 16-bit types, respectively shown in fig. 13.
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TABLE VII
CONV2D WORKLOADS OF DEEP LEARNING USED IN OUR EVALUATION (VARIABLE NAMES DESCRIBED IN SECTION II) AND OPTIMAL SCHEDULES.
CONV
type
Output
(O) size
(XxYxK)
Filter
(F) size
(RxSxCxK)
Input
(I) size
(X’xY’xC)
#MACs Precision
Optimal schedules from the auto-tuner
Data layouts Vector
loop
SW
loop
Unroll and
Jam factors LooporderO W I x y k
(REG)
128x2x16
3x3x8x16 144x4x8 294912 32-bit XYK (K/8)(C/8)SR(8)(8) (C/8)Y’X’(8) k x 1 2 1 kyx16-bit KYX K(C/2)SR(2) (C/2)Y’X’(2) x x 1 1 1 yxk
5x5x8x16 144x6x8 819200 32-bit KYX KCSR CY’X’ x x 1 1 1 kyx16-bit KYX K(C/2)SR(2) (C/2)Y’X’(2) x x 1 2 1 kyx
7x7x8x16 144x8x8 1605632 32-bit KYX KCSR CY’X’ x x 1 2 1 kyx16-bit KYX K(C/2)SR(2) (C/2)Y’X’(2) x x 1 2 1 kyx
(PW) 1x1x8x16 144x2x8 32768 32-bit XYK (K/8)(C/8)SR(8)(8) (C/8)Y’X’(8) k x 1 2 1 kyx16-bit YXK (K/16)SR(C/2)(16)(2) Y’X’C k k 1 2 1 xyk
(SS)
1x3x8x16 144x4x8 98304 32-bit XYK (K/8)(C/8)SR(8)(8) (C/8)Y’X’(8) k p 1 2 1 kyx16-bit KYX K(C/2)SR(2) (C/2)Y’X’(2) x x 1 2 1 kyx
3x1x8x16 144x2x8 98304 32-bit XYK (K/8)(C/8)SR(8)(8) (C/8)Y’X’(8) k x 1 1 1 kyx16-bit YXK (K/16)SR(C/2)(16)(2) Y’X’C k k 1 2 1 xyk
(DS) 3x3x16x16 144x4x16 36864 32-bit KYX KCSR CY’X’ x x 1 2 1 kyx16-bit KYX KCSR CY’X’ x x 1 2 1 kyx
(FC) 4096x1x1 1x1x8x4096 16x1x8 32768 32-bit XYK (K/8)(C/8)SR(8)(8) (C/8)Y’X’(8) k k 1 1 1 kyx16-bit YXK (K/16)SR(C/2)(16)(2) Y’X’C k k 1 1 1 xyk
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Fig. 13. Performance of our approach generated codes for CONV3D
workloads with weight sizes as 3x3x3, 5x5x5, 7x7x7.
Overall, our evaluation over all the workloads shows geo-
metric means of 7.6 and 23.3 MACs/cycle for 32-bit and 16-
bit operands (which represent 95.9% and 72.8% of the peak
performance respectively). This difference in efficiency is not
surprising, since it is more challenging to utilize two columns
in the SIMD data path in the case of 16-bit operands, compared
to a single column in the case of 32-bit operands. However,
the absolute performance in the 16-bit case is still significantly
higher than the 32-bit case, despite a lower efficiency.
V. RELATED WORK
High-level and domain-specific compiler frameworks [11],
[37]–[43] have been shown to improve the productivity of
application programmers, while generating high-performance
code for a variety of architectures including CPUs, GPUs,
FPGAs, Spatial accelerators, and distributed systems. Notably,
the Halide framework [11] for image processing pipelines
has gained popular attention in the academic and industrial
world. Recently, Vocke et al. [44] extended the Halide frame-
work to support specialized Digital Signal Processors (DSPs),
mainly focusing on SIMD instruction sets and heterogeneous
scratchpad memories of the Intel Imaging Processing Units
(IPUs). Furthermore, Halide has the support for the Hexagon
Vector eXtensions (HVX) on the Qualcomm Hexagon DSP
processors. However, none of the above prior work focused
on targeting the 2D SIMD datapaths and the shuffle intercon-
nection networks, which are unique to the AI Engine.
To the best of our knowledge, the only prior work on auto-
vectorizing for a 2D SIMD datapath is the work by Dasika
et al. [3], where the authors have proposed a greedy com-
piler approach implemented as an extension to Trimaran [45]
compiler, to identify a sequence of back to back vector
operations for execution on their PEPSC’s architecture chained
FPUs. But, our approach identifies a group of such back to
back dependent (i.e., fusible 1D logical) vector operations
by searching in the triplet representation, a simplified and
symbolic view of the convolution loop body.
Exploiting vector register reuse (including partial reuse)
on SIMD units is a vital optimization to achieve high-
performance, and prior work exploited the reuse by shuf-
fling the vector registers using the data manipulation/shuffle
units [27], [46], [47]. But, our approach constructs a larger
vector load covering the loads having reuse and uses the
AI Engine’s unique shuffle network to select the desired
elements. Furthermore, our approach uses the shuffle network
to address the unaligned vector loads and scalar broadcasts
without requiring any additional hardware support.
The vector codes generated by our approach are viewed
as high-performance primitives that are intended to execute
on a single AI Engine. These primitives are composed and
integrated by a high-level compiler to run larger tensor con-
volutions across multiple AI Engines. Some of the prior
works that have followed the similar strategy of automating
the library/primitive development for the performance-critical
kernels are SPIRAL [48] for the domain of linear transforms,
ATLAS [49] for the basic linear algebra subroutines (BLAS),
and FFTW [50] for the discrete Fourier transforms.
VI. CONCLUSIONS & FUTURE WORK
In this work, we introduced Vyasa, a high-level program-
ming system built on the Halide framework, to generate high-
performance vector codes for the tensor convolutions onto the
Xilinx Versal AI Engine. Our proposed multi-step compiler
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approach leverages the AI Engine’s unique capabilities of the
2D SIMD datapath and the shuffle interconnection networks
to achieve close to the peak performance for various work-
loads. Manually identifying best schedules and writing the
corresponding intrinsic-based code is extremely challenging
and error-prone, even for experts, thereby demonstrating the
benefits of our automatic approach. Our results show geomet-
ric means of 7.6 and 23.3 MACs/cycle for 32-bit and 16-
bit operands (which represent 95.9% and 72.8% of the peak
performance respectively). For four of these workloads for
which expert-written implementations were available to us,
Vyasa achieved a geometric mean performance improvement
of 1.10× from Halide code that is around 50× smaller than
the expert-written C/C++ code. In the future, we plan to
extend our system to other computationally expensive linear
algebra kernels. Also, we plan to integrate the generated high-
performance codes into a high-level compiler to run larger
tensor convolutions across multiple AI Engines.
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